



EE-216

Computer Architecture

Lecture 1

Introduction to Computer Architecture

Engr. Erum Rehman

Department of Electrical Engineering
College of Engineering & Technology

Computer Design

instruction Set Design °
Machine Language °
Compiler View ° "Computer
Architecture"
° "Instruction Set Processor
"Building Architect"

Computer Hardware Design
° Machine Implementation °
Logic Designer's View °
"Processor Architecture"
° "Computer Organization"

"Construction Engineer"


Few people design computers! Very few design instruction sets!

Many people design computer components.

Very many people are concerned with computer function, in detail.


The Big Picture

- What is inside a computer?
- How does it execute my program?




The Big Picture

The Five Classic
Components of a
Computer




System Organization



What is Computer Architecture?

- Coordination of levels of abstraction



Software

Interface Between
HW and SW

Instruction

Set

Architecture

, Memory,

I/O

Hardware

- Under a set of rapidly changing *Forces*

Levels of Representation

High Level Language Program

Compiler

Assembly Language Program

Assembler

Machine Language Program

Machine Interpretation

Control Signal Specification

```
temp = v[k]; v[k] = v[k+1]; v[k+1] = temp;
```


```
lw $15, 0($2)
```

```
lw $16, 4($2)
```


```
sw $16, 0($2)
```

```
sw $15, 4($2)
```


```
1001 1100 0110 1010 1111 0101
1000
0000 1111 0101 1000 0000 1001 1100
1010 0110
1100 0110 1010 1111 0101 1000 0000
0101 1001
1000 0000 1001 1100 0110 1010
```



Compiler-Assembler




Translation hierarchy for C



Basic Elements

Functional Levels:

.B Application
Layer .B System
Software B
Hardware Layer





MIPS Assembly


- `move $t0, $t1`
- `add $t0, $zero, $t1`
- `sll $t1, $a1, 2` (reg $\$t1 = k * 4$)
- `lw $t0=4($t1)` (reg $\$t0 = v[k+1]$)
- ...

EPRROM as a Programmable Logic Device

- ROMs are required for applications in which large amount of information needs to be stored in a nonvolatile manner.

(Storage for microprocessor programs, fixed table of data, etc.) Another common application of the ROM is for the systematic realization of complex combinational circuits.








FPGA Design

A **field-programmable gate array** is a semiconductor device containing programmable logic components called "logic blocks", and programmable interconnects. Logic blocks can be programmed to perform the function of basic logic gates such as AND, and XOR, or more complex combinational functions such as decoders or simple mathematical functions. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory.

A classic FPGA logic block consists of a 4-input look-up table (LUT), and a flip-flop:



I/O Cell — Wire Segments Logic Block:



Soft Processors


A soft microprocessor (also called softcore microprocessor or a soft processor) is a microprocessor core that can be wholly implemented using logic synthesis. It can be implemented via different semiconductor devices containing programmable logic (e.g., FPGA, CPLD).

Notable soft microprocessors include:

MicroBlaze ■*Nios II

Processor	Developer	Open Source	Bus Support	Notes	Project Home
MicroBlaze	Xilinx	no	OPB. FSL. LMB		Xilinx MicroBlaze ^
Pico Blaze	Xilinx	no			Xilinx PicoBlaze r^1
Nios, Nios II	Altera	no			Altera Nios II
CortBX-M 1	Arm	no			[1]@
Mi co 32	Lattice	yes			Lattice Mico 32
AEMB	Shawn Tan	yes	Wishbone	MicroBlaze EDK 3.2 compatible Verilog core	AEMB
OpenFire	Virginia Tech CCM Lab	yes	OPB. FSL	Binary compatible with the MicroBlaze	VT OpenFire ^
PacoBlaze	Pablo Bleyer	yes		Compatible with the Pico Blaze processors	PacoBlaze i*?


μPabs





Implementation in VHDL

```
23 library ieee;
24 use ieee . std_logic_1164 . all; use
25 ieee.std_logic_unsigned.all; use ieee.numeric
26 std.all;
27
28 entity datapath is port(
29   elk:      in std_logic;
30   reset:    in std_logic;
31   input:    in std_logic_vector(7 downto 0);
32   output:   out std_logic_vector(7 downto
33   0)
34   -- status signals
35   Aeq0 :    out std_logic;
36   IROut:    out std_logic_vector(7 downto 5)
37   -- control signals
38   ALUSel:   in std_logic_vector(1 downto 0) ;
39   Asel:     in std_logic_vector(1 downto 0) ;
40   writeAcc: in std_logic;
41   IRload:   in std_logic;
42   PClload:  in std_logic;
43   Oload:    in std_logic;
44   jrepMux:  in std_logic;
45   opfetch:  in std_logic;
46   we: rtae: in std_logic;
47 end datapath; in std_logic);
48
49
50 architecture irep of datapath is
51
52   signal dp_ROMData, dp_IR, dp_IR2, dp_ALU_Out:  std_logic_vector(7 downto 0);
53   signal dp_PC, dp_PCnext, dp_Adder_Out:  std_logic_vector(7 downto 0);
54   signal dp_regfile_A, dp_regfile_B: std_logic_vector(7 downto 0); signal
55   dp_reux4_Out: std_logic_vector(7 downto 0); signal dp_mux2_Out: std_logic_vector(3
56   downto 0); signal dp_reux2_Out8: std_logic_vector(7 downto 0);
57
58   signal f_unsigned_overflow:  std_logic;
59   signal sub_jrep: std_logic;
60
61   begin
62   Aeq0 <= dp_regfile_A(0) or dp_regfile_A(1) or dp_regfile_A(2) or dp_regfile_A(3)
63   or dp_regfile_A(4) or dp_regfile_A(5) or dp_regfile_A(6) or dp_regfile_A(7) ,
64   dp_IR2 <= "000" & dp_IR(4 downto 0);
65   Bus_Select: entity work.reux4 port reap(Asel, dp_regfile_B, Input, dp_IR2, dp_regfile_A, dp_reux4_Out) ,
66   Instruction_Register: entity work.IR port reap(elk, reset, IRload, dp_ROMData, dp_IR);
67   ProgramCounter: entity work.PC port reap(elk, reset, PClload, dp_PCnext, dp_PC);
68   PC_Mux: entity work.reux2 port reap(jrepMux, "0001", dp_IR(3 downto 0), dp_reux2_Out);
69   dp_reux2_Out8 <= "0000" & dp_reux2_Out; sub_jrep <= jrepMux and dp_IR(4);
70
71   Adder_8_bit: entity work.addsub8_pc port reap(dp_PC, dp_reux2_Out8, dp_PCnext, sub_jrep); entity
72   ProgramMemory: work.rore_256_8 port reap(opfetch, dp_PC, dp_ROMData); entity work.regfile port reap(elk,
73   RegisterFile: reset, we, writeAcc,
74   ALUS: dp_IR(4 downto 0), dp_ALU_Out, rbe, dp_regfile_A, dp_regfile_B); entity work.ALU port
75   reap(ALUSel, dp_reux4_Out, dp_regfile_B, dp_ALU_Out, f_unsigned_overflow);
76   OutputRegister: entity work.OREg port reap(elk, reset, Oload, dp_regfile_B, output); downto 5);
77   IROut <= dp_IR(7
78   end irep;
```


Running the CPU



Pipelining



fetch	decode	execute		
	fetch	decode	execute	
		fetch	decode	execute