

EE-216

Computer Architecture

Lecture 1

Introduction to Computer Architecture

Engr. Erum Rehman

Department of Electrical Engineering College of Engineering & Technology

Computer Design

instruction Set Design ° Machine Language ° Compiler View ° "Computer Architecture"

° "Instruction Set Processor

"Building Architect"

Computer Hardware Design

° Machine Implementation °

Logic Designer's View °

"Processor Architecture"

° "Computer Organization"

"Construction Engineer"

Few people design computers! Very few design instruction sets!Many people design computer components.Very many people are concerned with computer function, in detail.

The Big Picture

- What is inside a computer?
- How does it execute my program?



The Big Picture



System Organization



What is Computer Architecture?

Coordination of levels of abstraction



Software

Interface Between HW and SW Instruction Set Architecture , Memory, I/O Hardware

• Under a set of rapidly changing *Forces*

Levels of Representation



College of Engineering & Technology

Computer Architecture

Compiler-Assembler



Computer Architecture

Translation hierarchy for C



Basic Elements

Functional Levels:

.BApplicationLayer.BSystemSoftwareBHardwareLayer



MIPS Assembly

- move \$t0, \$t1
- add \$t0, \$zero, \$t1
- sll \$t1, \$a1, 2 (reg \$t1=k*4)
- lw \$t0=4(\$t1) (reg \$t0=v[k+1])
- •

. . .

EPROM as a Programmable Logic Device

• ROMs are required for applications in which large amount of information needs to be stored in a nonvolatile manner.

(Storage for microprocessor programs, fixed table of data, etc.) Another common application of the ROM is for the systematic realization of complex combinational circuits.









FPGA Design

A field-programmable gate array is a semiconductor device containing programmable logic components called "logic blocks", and programmable interconnects. Logic blocks can be programmed to perform the function of basic logic gates such as AND, and XOR, or more complex combinational functions such as decoders or simple mathematical functions. In most FPGAs, the logic blocks also include memory elements, which may be simple flipflops or more complete blocks of memory.

> A classic FPGA logic block consists of a 4-input lookup table (LUT), and a flip-flop:





Computer Architecture

College of Engineering & Technology

Soft Processors

A soft microprocessor (also called softcore microprocessor or a soft processor) is a microprocessor core that can be wholly implemented using logic synthesis. It can be implemented via different semiconductor devices containing programmable logic (e.g., FPGA, CPLD).

Notable soft microprocessors include:

MicroBlaze ■*Nios II

Processor	Developer	Open Source	Bus Support	Notes	Project Home
MicroBlaze	Xilinx	no	OPB. FSL. LMB		Xilinx MicroBlaze ^
Pico Blaze	Xilinx	no			Xilinx PicoBlaze r^1
Nios, Nios II	Altera	no			Altera Nios II
CortBX-M 1	Arm	no			[1]®
Mi co 32	Lattice	yes			Lattice Mico 32
AEMB	Shawn Tan	yes	Wishbone	MicroBlaze EDK 3.2 compatible Verilog core	AEMB
OpenFire	Virginia Tech CCM Lab	yes	OPB. FSL	Binary compatible with the MicroBlaze	VT OpenFire ^
PacoBlaze	Pablo Bleyer	yes		Compatible with the Pico Blaze processors	PacoBlaze i*?

μP abs



Implementation in VHDL

```
23 library ieee;
24 use ieee . std 1 ogic 116\overline{4} . a 11; use
25 ieee.std logic unsigned.all; use ieee.numeric
26 std.all;
27
    entity datapath is port(
28
    elk: in std logic;
29
    reset: in std logic;
30
    input: in std logic vector(7 downto 0);
31
    output:
             o ut s t d logic vec t or(7
                                               dounto
32
    0)
33
    - stat us s i gnals
34
    Ae q0: out std logic;
35
    IROut: out std logic vector(7
                                      downto
                                               5)
36
    - c o ntr ol si gnals
37
        ALUSel: in std logic vector(1 downto 0);
38
        Asel: in std logic vector (1 downto 0) ;
39
        writeAcc: in std logic;
40
        IRload: in std logic;
41
        PCload: in std logic;
42
        Oload: in std logic;
43
        jrepMux: in std logic;
44
       opfetch: in std logic;
45
        we: rtae: in std logic;
46
    end datapath; in std logic);
47
48
49
50
    architecture irep of datapath is
51
    signal dp_ROMData, dp_IR, dp_IR2, dp_ALU_Out: std_logic_vector(7 downto 0);
52
    signal dp_PC, dp_PCnext, dp_Adder_Out: std_logic_vector(7 downto 0);
53
    s i gnal dp r e gf ile A, dp r e gf ile B: s t d log i c vector (7 downto 0); signal
54
    dp reux4 Out: std logic vector(7 downto 0); s ignal dp mux2 Out: std logic vector(3
55
    downto 0); signal dp raux2 Out8: std logic vector(7 downto 0);
56
57
58
    signal f unsigned overflow: std logic;
59
    signal sub jrep: std logic;
60
61
     begin
62
     AeqO <= dp regfile A(□) or
                                  dp regfile A(1) or dp regfile A(2) or dp regfile A(3)
63
              or dp regfile A(4) or dp regfile A(5) or dp regfile A(6) or dp regfile A(7),
64
     65
     Bus Select: entity work.reux4 port reap(Asel, dp regfile B, Input, dp IR2, dp regfile A, dp reux4 Out),
66
     Instruction Register: entity work. IR port reap(elk, reset, IRload, dp ROMData, dp IR);
67
     ProgramCounter: entity work.PC port reap(elk, reset, PCload, dp PCnext, dp PC);
68
     PC Mux: entity work.reux2 port reap(jrepMux, "0001", dp_IR(3 downto 0), dp_reux2_Out);
69
     dp_reux2_Out8 <= "0000" £ dp_reux2_Out; sub jrep <= jrepMux and dp IR(4);
70
71
                          entity work.addsub8_pc port reap(dp_PC, dp_reux2_Out8, dp_PCnext, sub_jrep); entity
    Adder 8 b it:
72
                          work.rore 256 8 port reap(opfetch, dp PC, dp ROHData); entity work.regfile port reap(elk,
    ProgramHereory:
73
                          reset, we, writeAcc,
    RegisterFile:
74
                          dp IR(4 downto 0), dp ALU Out, rbe, dp regfile A, dp regfile B); entity work.ALU port
75
    ALUS:
                          reap(ALUSel, dp reux4 Out, dp regfile B, dp ALU Out, f unsigned overflow);
76
                          entity work.OReg port reap(elk, reset, Oload, dp regfile B, output); downto 5);
77
    OutputRegister:
78
    IROut <= dp IR(7
    end irep;
```

Running the CPU

/test/processor/controlunit/clk												
/test/processor/controlunit/reset												
/test/processor/input	00000100											
/test/processor/output	00000000									(00001010		
/test/processor/controlunit/aeq0	<u> </u>											
/test/processor/controlunit/ir	111	000			(101			(100			(000	
/test/processor/controlunit/alusel	11		-(00]								-(00
/test/processor/controlunit/asel	11		-(11	<u> </u>								-(11
/test/processor/controlunit/writeacc												
/test/processor/controlunit/irload		1						7			1	
/test/processor/controlunit/pcload		٦						٦			٦	
/test/processor/controlunit/oload										7		
/test/processor/controlunit/jmpmux												
/test/processor/controlunit/opfetch		1			٦						1	
/test/processor/controlunit/we												
/test/processor/controlunit/rbe			٦							٦		¬
/test/processor/controlunit/state	s_sub)(s_fetch	(s_decode)s_store	(s_fetch	(s_decode	(s_jnz	(s_fetch	(s_decode	(s_out	s_fetch	s_decode	s_store
/test/processor/controlunit/clkcount)01011110)01011111	01100000	01100001	01100010	01100011	(01100100	01100101	(01100110	01100111	01101000	01101001

College of Engineering & Technology

Computer Architecture

College of Engineering & Technology

fetch

decode

execute

6 PM

T a s k

r

7

8

9

10

11

Midnight