



# Flip - Flops, Registers and Counters S-R Latch

To store 1 or 0 using two inputs S , R




# Gated S-R Latch

Only change content of latch when Enable signal "clock" = 1




# S-R Latch and D- Latch with NAND gates




# Master-Slave Flip-Flop


Makes -ve edge triggered Flip-Flop




# Positive edge triggered F-F




# Examples for Latch and F-F Operations



# T Flip Flop and J-K Flip Flop




at +edge of clock  $Q = !Q$  if  $T=1$   
and  $Q=Q$  if  $T=0$



Implementation, use D F-F

$$D = T \cdot !Q + !T \cdot Q$$




at rising edge of clock:

- $Q=0$  if  $J=0, K=1$
- $Q=1$  if  $J=1, K=0$
- $Q=!Q$  if  $J=K=1$
- $Q=Q$  if  $J=K=0$


Implementation uses D F-F

$$D = J \cdot !K + J \cdot K \cdot !Q + !J \cdot !K \cdot Q$$


$$= Q \cdot !K + J \cdot !Q$$




# Parallel Registers and Shift Registers



4–Bit Parallel Register



Shift Register






# Parallel- Shift Registers



Operation= SL




Implementation

$$D_i = P_i \cdot \text{load} + Q_{i+1} \cdot \neg \text{load} \cdot \text{SR} + Q_{i-1} \cdot \neg \text{load} \cdot \text{SL}$$


# Counters

## 1-Ripple Counter (problem with delay)



# Counters

## 2-Ring Counter (Johnson)



## 2-Synchronous Counters

Connect all Flip-Flop to same clock (Synchronous)  
bf Using T F-F

clock	Q3	Q2	Q1	Q0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
-	-	-	-	-
-	-	-	-	-
15	1	1	1	1

Design:

$$T_0 = 1, T_1 = Q_0$$

$$T_2 = Q_1 \cdot Q_0, T_3 = Q_2 \cdot Q_1 \cdot Q_0$$

©N. Mekhiel

## Synchronous Counters

### 2- Using D F-F

Design:

$$D_0 = 1 \text{ XOR } Q_0$$

$$D_1 = Q_1 \text{ XOR } Q_0$$

$$D_2 = Q_2 \text{ XOR } (Q_1 \cdot Q_0)$$

$$D_3 = Q_3 \text{ XOR } (Q_2 \cdot Q_1 \cdot Q_0)$$

-Clear the counter:

Make  $D_3 \dots D_0 = 0 \ 0 \ 0 \ 0$  using Reset as

$$D_0 = (1 \text{ XOR } Q_0) \cdot \text{!Reset}$$

$$D_1 = (Q_1 \text{ XOR } Q_0) \cdot \text{!Reset}$$

$$D_2 = \dots\dots\dots$$

Parallel Load any Count

$$D_0 = \dots\dots\dots$$

$$D_2 = (Q_2 \text{ XOR } Q_1 \cdot Q_0) \cdot \text{/Load} + \text{PD}_2 \cdot \text{Load}$$

©N. Mekhiel

## Changing the modulo of Counter

Decode the last count and use to load 0000

Example: modulo 6 counter

load=Q2.Q0 then PD=0000, When count=5 load is active

0000

0001

0010

0011

0100

0101 load=1

0000

For BCD counter decode count 9, load =Q3.Q0

©N. Mekhiel

## Code for 8 BIT Parallel Register with asynchronous Reset

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY reg8 IS
    PORT( D      : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
          Resetn, Clock  :IN  STD_LOGIC ;
          Q      : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END reg8;

ARCHITECTURE Behavior OF reg8 IS
BEGIN
    PROCESS(Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
            Q <="00000000";
        ELSEIF Clock'EVENT AND Clock = '1' THEN
            Q<= D;
        END IF;
    END PROCESS;
END Behavior;

©N. Mekhiel
```

## Code for four BIT UP Counter

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY upcount IS
    PORT( Resetn, Clock, E    :IN  STD_LOGIC ;
          Q      : OUT STD_LOGIC_VECTOR(3 DOWNT0 0));
END upcount;

ARCHITECTURE Behavior OF upcount IS
    SIGNAL Count: STD_LOGIC_VECTOR( 3 DOWNT0 0);
BEGIN
    PROCESS(Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
            Count <="0000";
        ELSEIF (Clock'EVENT AND Clock = '1') THEN
            IF E='1' THEN
                Count<= Count+1;
            ELSE
                Count=Count;
            END IF;
        END PROCESS;
        Q<=Count;
    END Behavior;
```



## Ch 7 problems

7.5 From 100 MHz clock, generate 50 MHz, 25 MHz, 12.5 MHz

First stage F-F  $D_0=Q_0$  XOR 1 This is divide by 2 = 50 MHz

$D_1 = Q_1$  XOR  $Q_0$  This is divide by 4 = 25 MHz

$D_2 = Q_2$  XOR  $(Q_1.Q_0)$  this is divide by 8 = 12.5 MHz

7-18 Find the sequence of given circuit

$T_0= 1, T_1=Q_0, T_2=Q_1$

Q0	Q1	Q2
----	----	----

0	0	0
---	---	---

1	0	0
---	---	---

0	1	0
---	---	---

1	1	1
---	---	---

0	0	0
---	---	---

©N. Mekhiel

## Code for problem 7-28

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY circuit IS
    PORT( D      : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          Resetn, Clock  :IN  STD_LOGIC ;
          Q      : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END circuit;

ARCHITECTURE Behavior OF reg8 IS
BEGIN
    PROCESS(Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
            Q <="0000";
        ELSEIF Clock'EVENT AND Clock = '1' THEN
            Q<= D+Q;
        END IF;
    END PROCESS;
END Behavior;

©N. Mekhiel
```