## EXPERIMENT NO 07 <br> IMPLEMENTATION OF HALF ADDER AND FULL ADDER

## OBJECTIVE

To study Half and Full adder operations.

## THEORY

Digital computers perform a variety of information-processing tasks. Among the basic functions encountered are various arithmetic operations. The most basic arithmetic operations are, no doubt, the addition and subtraction of binary digits (bit).

## HALF ADDER

The possible operations, when we want to add only two bits, would be the
followings:

$$
\begin{aligned}
& 0+0=0 \quad 0+1=1 \\
& 1+0=1 \\
& 1+1=0 \quad \& \quad \text { Carry } 1
\end{aligned}
$$

Above mentioned operation could be performed by a Half Adder circuit.

## FULL ADDER

We know that in practice, all addition operations must take into account the Carry bit (or digit) from the previous operation. Adders in digital computers also take into account the Carry bit from last operation and add it with the Augend and Addend bits of the present operation to complete the addition operation. The possible operations are:

$$
\begin{gathered}
0+0+0(\text { carry })=0 \\
0+0+1(\text { carry })=10+1+0(\text { carry })=1 \\
0+1+1(\text { carry })=0 \& \text { carry } 1 \text { (to be added to next higher digit) } \\
1+1+0(\text { carry })=0 \& \text { carry } 1 \text { (to be added to next higher digit) } \\
1+1+1(\text { carry })=1 \& \text { carry } 1 \text { (to be added to next higher digit })
\end{gathered}
$$

The adder that performs the addition of three bits (two significant bits and a previous carry) is called a Full Adder.

## TASK 1: HALF ADDER

We arbitrarily assign symbols $\mathbf{A}$ and $\mathbf{B}$ to the two inputs and $\mathbf{S}$ (for sum) and Cout (for Carry) to the two outputs. Truth table for Half Adder as shown below:-

Table 1: Truth Table for Half Adder operation

| Input |  | Output Desired |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Observed |  |  |  |  |  |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{S}$ | Cout | S | Cout |
| 0 | 0 | 0 | 0 |  |  |
| 0 | 1 | 1 | 0 |  |  |
| 1 | 0 | 1 | 0 |  |  |
| 1 | 1 | 0 | 1 |  |  |

Boolean
The simplified function for the two outputs can be written from this truth table as:-

$$
\mathbf{S}=\mathbf{A}^{\prime} \cdot \mathbf{B}+\mathbf{A} \cdot \mathbf{B}^{\prime}
$$

$$
\text { Cout }=\mathbf{A} . \mathbf{B}
$$

The circuit diagram for the Half Adder to implement above mentioned Boolean function could be quite a few. We will however verify only one.


Figure 1: Half Adder using AND and XOR gates.

## PROCEDURE

1. Wire the circuit as per figure 2 above.
2. Use any two Logic Switches of the trainer (S2 to S9) for the input and any two of the LEDs of the trainer (L0 to L15) as output indication.
3. Connect +5 V to pin $14(\mathrm{Vcc})$ and Ground to pin 7 (GND) of the ICs.
4. By setting various combinations of the two switches verify that the output of the circuit is in accordance with the Truth Table shown above. Record your observation.

TASK 2: FULL ADDER
As mentioned in the beginning, a full-adder is a combinational circuit that forms the arithmetic sum of three input bits (two significant bits and a previous carry bit) and two output bits. We arbitrarily assign symbols $\mathbf{A}$ and $\mathbf{B}$ to the two significant bit inputs and $\mathbf{C i n}$ for the Carry from the previous lower significant position, and $\mathbf{S}$ (for sum) and Cout (for Carry) to the two outputs.

Truth table for the Full Adder is shown below:

| Input | Output <br> Desired |  |  | Output <br> Observed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | Cin | S | Cout | S | Cout |
| 0 | 0 | 0 | 0 | 0 |  |  |
| 0 | 0 | 1 | 1 | 0 |  |  |
| 0 | 1 | 0 | 1 | 0 |  |  |
| 0 | 1 | 1 | 0 | 1 |  |  |
| 1 | 0 | 0 | 1 | 0 |  |  |
| 1 | 0 | 1 | 0 | 1 |  |  |
| 1 | 1 | 0 | 0 | 1 |  |  |
| 1 | 1 | 1 | 1 | 1 |  |  |

Simplified Boolean function for the two outputs can be written from this truth table as:-

## $\mathbf{S}=\mathbf{A} \boldsymbol{\oplus} \boldsymbol{B} \boldsymbol{\oplus} \boldsymbol{B i n} \mathbf{C C}$

Cout $=\left(\begin{array}{lll}A & \oplus & B\end{array}\right) \mathbf{C}+\mathrm{A} . \mathrm{B}$
The circuit diagram for the Full Adder is as under:

## EXPERIMENT NO 3 <br> IMPLEMENTATION OF HALF ADDER AND FULL ADDER

## OBJECTIVE

To study Half and Full adder operations.

## THEORY

Digital computers perform a variety of information-processing tasks. Among the basic functions encountered are various arithmetic operations. The most basic arithmetic operations are, no doubt, the addition and subtraction of binary digits (bit).

## HALF ADDER

The possible operations, when we want to add only two bits, would be the followings:

$$
\begin{aligned}
& 0+0=0 \quad 0+1=1 \\
& 1+0=1 \\
& 1+1=0 \quad \& \quad \text { Carry } 1
\end{aligned}
$$

Above mentioned operation could be performed by a Half Adder circuit.

## FULL ADDER

We know that in practice, all addition operations must take into account the Carry bit (or digit) from the

| operation. |  |  | Outp | esired | ser |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| computers also | A | B | S | Cout | S | Cout |
| account the | 0 | 0 | 0 | 0 |  |  |
| last operation | 0 | 1 | 1 | 0 |  |  |
| the Augend and | 1 | 0 | 1 | 0 |  |  |
|  | 1 | 1 | 0 | 1 |  |  |

Adders in digital take into Carry bit from and add it with Addend bits of operation to complete the addition operation. The possible operations are:

$$
\begin{gathered}
0+0+0(\text { carry })=0 \\
0+0+1(\text { carry })=10+1+0(\text { carry })=1 \\
0+1+1(\text { carry })=0 \& \text { carry } 1 \text { (to be added to next higher digit }) \\
1+1+0(\text { carry })=0 \& \text { carry } 1 \text { (to be added to next higher digit) } \\
1+1+1(\text { carry })=1 \& \text { carry } 1 \text { (to be added to next higher digit })
\end{gathered}
$$

The adder that performs the addition of three bits (two significant bits and a previous carry) is called a Full Adder.

## TASK 1: HALF ADDER

We arbitrarily assign symbols $\mathbf{A}$ and $\mathbf{B}$ to the two inputs and $\mathbf{S}$ (for sum) and Cout (for Carry) to the two outputs. Truth table for Half Adder as shown below:-

Table 1: Truth Table for Half Adder operation

The simplified Boolean function for the two outputs can be written from this truth table as:-

$$
\begin{aligned}
& \mathbf{S}=\mathbf{A}^{\prime} \cdot \mathbf{B}+\mathbf{A} \cdot \mathbf{B}^{\prime} \\
& \text { Cout }=\mathbf{A} \cdot \mathbf{B}
\end{aligned}
$$

The circuit diagram for the Half Adder to implement above mentioned Boolean function
could be quite a few. We will however verify only one.


Figure 1: Half Adder using AND and XOR gates.

## PROCEDURE

1. Wire the circuit as per figure 2 above.
2. Use any two Logic Switches of the trainer (S2 to S9) for the input and any two of the LEDs of the trainer (L0 to L15) as output indication.
3. Connect +5 V to pin $14(\mathrm{Vcc})$ and Ground to pin $7(\mathrm{GND})$ of the ICs.
4. By setting various combinations of the two switches verify that the output of the circuit is in accordance with the Truth Table shown above. Record your observation.

TASK 2: FULL ADDER
As mentioned in the beginning, a full-adder is a combinational circuit that forms the arithmetic sum of three input bits (two significant bits and a previous carry bit) and two output bits. We arbitrarily assign symbols $\mathbf{A}$ and $\mathbf{B}$ to the two significant bit inputs and Cin for the Carry from the previous lower significant position, and $\mathbf{S}$ (for sum) and Cout (for Carry) to the two outputs. Truth table for the Full Adder is shown below:

| Input | Output <br> Desired |  |  | Output <br> Observed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | Cin | S | Cout | S | Cout |
| 0 | 0 | 0 | 0 | 0 |  |  |
| 0 | 0 | 1 | 1 | 0 |  |  |
| 0 | 1 | 0 | 1 | 0 |  |  |
| 0 | 1 | 1 | 0 | 1 |  |  |
| 1 | 0 | 0 | 1 | 0 |  |  |
| 1 | 0 | 1 | 0 | 1 |  |  |
| 1 | 1 | 0 | 0 | 1 |  |  |
| 1 | 1 | 1 | 1 | 1 |  |  |

Simplified Boolean function for the two outputs can be written from this truth table as:-

## $S=A \quad B \quad B i n C C$

Cout $=\left(\begin{array}{lll}A & \oplus & B\end{array}\right) \mathbf{C}+\mathrm{A} . \mathrm{B}$
The circuit diagram for the Full Adder is as under:


Figure 2: Full Adder comprising of two Half Adders and an OR gate.

## PROCEDURE

1. Wire the circuit as per figure 2 above.
2. Use any three Logic Switches of the trainer (S2 to S9) for the input and any two of the LEDs of the trainer (L0 to L15) as output indication.
3. Connect +5 V to pin $14(\mathrm{Vcc})$ and Ground to pin 7 (GND) of the ICs.
4. By setting various combinations of the two switches verify that the output of the circuit is in accordance with the Truth Table shown above. Record your observation.


Figure 2: Full Adder comprising of two Half Adders and an OR gate.

## PROCEDURE

1. Wire the circuit as per figure 2 above.
2. Use any three Logic Switches of the trainer (S2 to S9) for the input and any two of the LEDs of the trainer (L0 to L15) as output indication.
3. Connect +5 V to pin $14(\mathrm{Vcc})$ and Ground to pin $7(\mathrm{GND})$ of the ICs.
4. By setting various combinations of the two switches verify that the output of the circuit is in accordance with the Truth Table shown above. Record your observation.
